

Docket No.: 4363P004

## IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

In Re the Application of:

ARASH HASSIBI, ET AL.

Application No.: 09/843,486

Filed: April 25, 2001

For: Optimal Simultaneous Design and

Floorplanning of Integrated Circuit

Art Group: 2811

Examiner: Quang D. Vu

## INFORMATION DISCLOSURE STATEMENT UNDER 37 C.F.R. §1.97

Commissioner for Patents P.O. Box 1450 Alexandria, VA 22313-1450

In accordance with the duty of disclosure, enclosed is a copy of IDS Citation Form PTO/SB/08 or PTO-1449, together with copies of the documents cited on that form, except for copies not required to be submitted (e.g., copies of U.S. patents and U.S. published patent applications need not be enclosed for applications filed after June 30, 2003). This IDS and IDS Citation Form are being submitted concurrently with the Request for Continued Examination. It is respectfully requested that the cited references be considered and that the enclosed copy of PTO/SB/08 be initialed by the Examiner to indicate such consideration and a copy thereof returned to applicant(s).

The submission of this Information Disclosure Statement is not to be construed as a representation that a search has been made in the subject application and is not to be construed as an admission that the information cited in this statement is material to patentability.

Please charge any fees due to Deposit Account 02-2666. A duplicate copy of the Fee Transmittal (PTO/SB/17) is enclosed for this purpose.

Date: 9/1/09

Respectfully submitted,

BLAKELY, SOKOLOFF, TAYLOR & ZAFMAN LLP

Robert B. O'Rourke, Reg. No. 46,972

12400 Wilshire Boulevard, 7th Floor Los Angeles, CA 90025 Telephone: (408) 720-8300

I hereby certify that this correspondence is being deposited with the United States Postal Service on the date shown below with sufficient postage as first class mail in an envelope addressed to: Commissioner for Patents, P.O. Box 1450, Alexandria, VA 22313-1450.

Carla Vignola

Date

Substitute	for Form 1449	PTO		Complete it	Known		
TPF	MIEOE	) N A A C	TION DISCLOSU	IDE	Application Number		
(O), _	~O\			Filing Date			
ace 03 M	o STATI	EME	NT BY APPLICA many sheets as necessary)	First Named Inventor:			
SEB 0 2		(use as i	many sheets as necessary)	Art Unit			
Sec. 1					Examiner Name		
Sheet Sheet	1		of	Attorney Docket Number	004363.P004		
			II S DAT	TENT DOCUMENTS			
Examiner	Cite No.1	T	. U.S. FA1	Publication Date	Name of Patentee or	Pages, Columns, Lines,	
Initials*		Document Number		MM-DD-YYYY	Applicant of Cited Document	Where Relevant Passages or Relevant Figures Appear	
	Nur		er-Kind Code <sup>2</sup> (If known)				
<u> </u>		US-	6,578,179 B2	06-10-2003	Shirotori, et al.		
		US-	6,574,786 B1	06-03-2003	Pohlenz, et al.		
		US-	6,539,533 B1	03-25-2003	Brown, III et al.		
		US-	6,581,188	06-17-2003	Hosomi, et al.		
		US-	6,311,315	10-30-2001	Tamaki		
		US-	6,002,860	12-14-1999	Voinigescu, et al.		
		US-	5,754,826	05-19-1998	Gamal, et al.		
		US-	5,633,807	05-27-1997	Fishburn, et al.		
		US-	5,055,716	10-08-1991	El Gamel		
		US-	5,289,021	02-22-1994	El Gamel		
		US-	4,827,428	05-02-1989	Dunlop, et al.		
		US-					
		US-					

		FO	REIGN PATEN	T DOCUMENTS		
Examiner Initials*	Cite No. <sup>1</sup>	Foreign Patent Document  Country Code <sup>3</sup> Number <sup>4</sup> Kind Code <sup>5</sup> (if known)	Publication Date MM-DD-YYYY	Name of Patentee or Applicant of Cited Document	Pages, Columns, Lines, Where Relevant Passages or Relevant Figures Appear	T⁵
		WO 01/37429 A1	05-25-2001	HORAN, et al.		

Examiner	Date Considered	
Signature		

\*EXAMINER: Initial if reference considered, whether or not citation is in conformance with MPEP 609; Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to applicant. <sup>1</sup>Applicant's unique citation designation number (optional). <sup>2</sup>See Kinds Codes of USPTO Patent Documents at <a href="www.uspto.gov">www.uspto.gov</a> or MPEP 901.04. <sup>3</sup>Enter Office that issued the document, by the two-letter code (WIPO Standard ST.3). <sup>4</sup>For Japanese patent documents, the indication of the year of reign of the Emperor must precede the serial number of the patent document. <sup>5</sup>Kind of document by the appropriate symbols as indicated on the document under WIPO Standard ST. 16 if possible. <sup>6</sup>Applicant is to place a check mark here if English language translation is attached.

This collection of information is required by 37 CFR 1.97 and 1.98. The information is required to obtain or retain a benefit by the public which is to file (and by the USPTO to process) an application. Confidentiality is governed by 35 U.S.C. 122 and 37 CFR 1.14. This collection is estimated to take 2 hours to complete including gathering, preparing, and submitting the completed application form to the USPTO. Time will vary depending upon the individual case. Any comments on the amount of time you require to complete this form and/or suggestions for reducing this burden, should be sent to the Chief Information Officer, U.S. Patent and Trademark Office, P.O. Box 1450, Alexandria, VA 22313-1450. DO NOT SENT FEES OR COMPLETED FORMS TO THIS ADDRESS. SEND TO: Commissioner for Patents, P.O. Box 1450, Alexandria, Virginia 22313-1450.

If you need assistance in completing the form, call 1-800-PTO-9199 (1-800-786-9199) and select option 2.

US-US-

Substitute for Form 1449/PTO				Complete if Known							
INEO	DMΔ.	TION DISC	COSURE	Application Number	09/843,486						
		_		Filing Date	4-25-01 Arash Hassibi, et al.						
STA		RT BY AP		First Named Inventor:							
/		many Spects as nece	ssary)	Art Unit	2811						
	2 <b>SEP</b> 0 5	3 7004 -	_,	Examiner Name	Quang D. Vu						
Sheet	2 50	of of	4	Attorney Docket Number	004363.P004						
	TO THE REAL PROPERTY.	Control History	NON PATENT L	ITERATURE DOCUMENTS	·						
Examiner Initials*	Cite No <sup>1</sup>	Include name o item (book,	magazine, journal, s number(s), pu	serial, symposium, catalog, etc. blisher, city and/or country whe	ere published	T <sup>2</sup>					
		Analysis", pp. 1			scode Op-Amps with Sensitivity EEE International Conference on						
		Proceedings of		CAD: A Tool for CMOS Op-Amp Synthesis" 8 pages, International Conference on Computer Aided Design							
				nomial models for MOSFET	s" 9 pages, July 7, 1998.						
				Constraint-Driven Design M E 1992 Custom Integrated (							
		CHAVEZ, J., et 1993.	al, "Analog Desig	gn Optimization: A Case Stu	dy" 3 pages, IEEE, January						
				easible interior-point algorith 1, Mathematical Programmir	m for solving primal and dual ng 76 (1996).						
				uit Design Optimization Base 13, IEEE Journal of Solid-St	ed on Symbolic Simulation and ate Circuits, Vol. 25, No. 3,						
		FISHBURN, J, et al., "TILOS: A Posynomial Programming Approach to Transistor Sizing" pp. 326-328, IEEE, 1985.									
		Circuits", 12 pa And Systems, \	iges, IEEE Transa Vol. 14, No. 4, Api	ictions On Computer-Aided ril 1995.	y Selection of Cell-Level Analog Design Of Integrated Circuits						
1				nt Analog IC Design System .4, IEEE 1990, Custom Integ							
				Point Polynomial algorithms and Applied mathematics.	in Convex Programming" 8						

Examiner	Date	
Signature	Considered	

<sup>\*</sup>Examiner: Initial if reference considered, whether or not citation is in conformance with MPEP 609. Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to applicant.

If you need assistance in completing the form, call 1-800-PTO-9199 (1-800-786-9199) and select option 2.

¹Applicant's unique citation designation number (optional). ²Applicant is to place a check mark here if English Translation is attached.

This collection of information is required by 37 CFR 1.98. The information is required to obtain or retain a benefit by the public which is to file (and by the USPTO to process) an application. Confidentiality is governed by 35 U.S.C. 122 and 37 CFR 1.14. This collection is estimated to take 2 hours to complete including gathering, preparing, and submitting the completed application form to the USPTO. Time will vary depending upon the individual case. Any comments on the amount of time you require to complete this form and/or suggestions for reducing this burden, should be sent to the Chief Information Officer, U.S. Patent and Trademark Office, P.O. Box 1450, Alexandria, VA 22313-1450. DO NOT SENT FEES OR COMPLETED FORMS TO THIS ADDRESS. SEND TO: Commissioner for Patents, P.O. Box 1450, Alexandria, Virginia 22313-1450.

Substitute for Form 1449/PTO	SEP 0 3 2004 =
INFORMATION [	DECLOSIFIE
STATEMENT BY	/ APPLICANT
(use as many sheets	s as necessary)

Complete if Known					
Application Number	09/843,486				
Filing Date	4-25-01				
First Named Inventor:	Arash Hassibi, et al.				
Art Unit	2811				
Examiner Name	Quang D. Vu				
Attorney Docket Number	004363.P004				

Sheet	3		of	4	Attorney Docket Number	004363.P004				
				NON PATENT LIT	TERATURE DOCUMENTS					
Examiner Initials*	Cite No <sup>1</sup>	Include name of the author (in CAPITAL LETTERS), title of the article (when appropriate), title of the item (book, magazine, journal, serial, symposium, catalog, etc.), date, page(s), volume-issue number(s), publisher, city and/or country where published								
				al., "Simulated Anr is" pp. 571-575, IE	nealing Algorithm with Multi-Mo EE, 1996,	lecule: an Approach to				
			6, D.F., et mic Publi		nealing For VLSI Design" 6 pa	ages, 1998, Kulwer				
					Level Analog Circuits Using Co ournal of Solid-State Circuits, V		i			
		273-29	5, IEEE		High –Performance Analog Ci omputer-Aided Design of Integr					
		WRIGHT, S., "Primal-Dual Interior-Point Methods" pp. 1-3, <a href="http://www.siam.org/books/wright">http://www.siam.org/books/wright</a> , Printed August 19, 1998								
				, "Optimization-Bas /ol. 23, No. 2, April	sed Transistor Sizing" pp. 400-4 1998.	108, IEEE Journal of Solid-				
				rimal-Dual Interior thematics.	-Point Methods" 14 pages, 199	7, Society for Industrial				
				EN, P.J.M., et al., ulwer Academic Pu	"Simulated Annealing: Theory ablishers.	and Applications" 26				
					Operational Amplifier Design and Analog Integrated Circuits, Sta					
		AGUIF pp. 37		., et al., "Analog De	esign Optimization by means of	f a Tabu Search Approach"				
					Optimization-Based Approach of Analog Circuit Desing.	for Automated Sizing of				

Examiner	Date	į
Signature	Considered	

<sup>\*</sup>Examiner: Initial if reference considered, whether or not citation is in conformance with MPEP 609. Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to applicant.

<sup>&</sup>lt;sup>1</sup>Applicant's unique citation designation number (optional). <sup>2</sup>Applicant is to place a check mark here if English Translation is attached.

This collection of information is required by 37 CFR 1.98. The information is required to obtain or retain a benefit by the public which is to file (and by the USPTO to process) an application. Confidentiality is governed by 35 U.S.C. 122 and 37 CFR 1.14. This collection is estimated to take 2 hours to complete including gathering, preparing, and submitting the completed application form to the USPTO. Time will vary depending upon the individual case. Any comments on the amount of time you require to complete this form and/or suggestions for reducing this burden, should be sent to the Chief Information Officer, U.S. Patent and Trademark Office, P.O. Box 1450, Alexandria, VA 22313-1450. DO NOT SENT FEES OR COMPLETED FORMS TO THIS ADDRESS. SEND TO: Commissioner for Patents, P.O. Box 1450, Alexandria, Virginia 22313-1450.

If you need assistance in completing the form, call 1-800-PTO-9199 (1-800-786-9199) and select option 2.

Substitute fo	r Form 14	149/PTO					Comple	te if Known	
		TION D	احرا	OSLIE	<b>5</b>	Application Number		09/843,486	
						Filing Date		4-25-01	
STAT	STATEMENT BY APPLICANT				First Named Inventor:		Arash Hassibi, et al.		
(yse astmatry sheets as necessary)				Art Unit		2811			
O CO				Examiner Name		Quang D. Vu			
Sheet	4 00 0	0 3 100 For 4				Attorney Docket Number		004363.P004	
.′	12.30	5		NON PAT	ENT LIT	ERATURE DOCUMENT	rs		
Examiner Initials*	Cite No	item (t	ame of t	the author ( nagazine, jo numbe	in CAPIT ournal, se r(s), publi	AL LETTERS), title of the a rial, symposium, catalog, e sher, city and/or country w	article (w tc.), date here pu	blished	T <sup>2</sup>
		SPATNEK Delay Trad	(AR, S deoff"	., "Wire Si 27 pages,	zing as a Dept. of	a Convex Optimization P Electrical and Compute	roblem r Engin	n: Exploring the Area- neering.	
		SU, H., et Performar					og MOS	S Circuits Using Empirical	
		VASSILIO Driven Me				er System Designed Usi	ing a To	op-Down, Constraint-	
						t Solution to the Transist " 35 pages.	tor Sizir	ng Problem for CMOS	
			-		<u>-</u> -				
-									
<u> </u>	l -		<del></del>						<u> </u>

	The second secon	
Examiner	 Date	
Signature	 Considered	

<sup>\*</sup>Examiner: Initial if reference considered, whether or not citation is in conformance with MPEP 609. Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to applicant.

<sup>&</sup>lt;sup>1</sup>Applicant's unique citation designation number (optional). <sup>2</sup>Applicant is to place a check mark here if English Translation is attached. This collection of information is required by 37 CFR 1.98. The information is required to obtain or retain a benefit by the public which is to file (and by the USPTO to process) an application. Confidentiality is governed by 35 U.S.C. 122 and 37 CFR 1.14. This collection is estimated to take 2 hours to complete including gathering, preparing, and submitting the completed application form to the USPTO. Time will vary depending upon the individual case. Any comments on the amount of time you require to complete this form and/or suggestions for reducing this burden, should be sent to the Chief Information Officer, U.S. Patent and Trademark Office, P.O. Box 1450, Alexandria, VA 22313-1450. DO NOT SENT FEES OR COMPLETED FORMS TO THIS ADDRESS. SEND TO: Commissioner for Patents, P.O. Box 1450, Alexandria, Virginia 22313-1450.

If you need assistance in completing the form, call 1-800-PTO-9199 (1-800-786-9199) and select option 2.